Welcome![Sign In][Sign Up]
Location:
Search - sdram vhdl

Search list

[VHDL-FPGA-Verilogaltera_sdram

Description: SDRAM控制器的VHDL代码在FGPA中的综合与实现-SDRAM controller VHDL code FGPA and implementation of integrated
Platform: | Size: 2383872 | Author: Mr Yang | Hits:

[OtherMicron_DDR

Description: DDR2 SDRAM 颗粒初始化以及读写操作时序-Particles as well as the DDR2 SDRAM initialization timing to read and write operations
Platform: | Size: 432128 | Author: robert.wang | Hits:

[VHDL-FPGA-Verilogsdram_controller

Description: It s a SDRAM Controller reference design. It had been tested in many projects.
Platform: | Size: 466944 | Author: greyzhuang | Hits:

[OtherSdram_Control_4Port

Description: SDRAM控制器HDL实现,sdram为美光公司的-sdram controller
Platform: | Size: 3072 | Author: paladin | Hits:

[VHDL-FPGA-Verilogsdramvhdl

Description: SDRAM存储器芯片,FPGA的接口控制,VHDL语言编写-SDRAM memory chips, FPGA interface control, VHDL language
Platform: | Size: 776192 | Author: wang | Hits:

[Documentsddr2_sdram_controller

Description: 关于DDR2 SDRAM 控制器的相关论文资料-ddr2_sdram_controller
Platform: | Size: 5675008 | Author: 王颖伟 | Hits:

[VHDL-FPGA-VerilogSDRAM_controller

Description: Simple SDRAM Controller.
Platform: | Size: 3072 | Author: vasil | Hits:

[VHDL-FPGA-Verilogddr_sdram_controller_vhdl

Description: DDR SDRAM控制器的VHDL代码已经测试-DDR SDRAM controller VHDL code
Platform: | Size: 13312 | Author: tom | Hits:

[VHDL-FPGA-VerilogHY57V641620HG.vp

Description: Hynix公司8M Byte SDR SDRAM的Verilog语言仿真实现-Hynix' s 8M Byte SDR SDRAM Simulation of the Verilog language
Platform: | Size: 54272 | Author: tom | Hits:

[Other Embeded programSDRAM_design_source

Description: sdram的设计文档和参考源码。嵌入式开发中很难找到的源码。-sdram design documents and source code
Platform: | Size: 159744 | Author: wisebear | Hits:

[VHDL-FPGA-Verilogmt48lc4m32b2.v

Description: SDRAM VHDL/Verilog simulation model
Platform: | Size: 7168 | Author: Ravi | Hits:

[VHDL-FPGA-Verilogfpga-dm9000a

Description: 一个项目工程,硬件包含XINLINX FPGA,配置FLASH,串口,SDRAM,与以太网芯片DM9000A,实现数据采集,以太网传输,电路验证完全正确,请放心使用,SPARTAN 3E 的BGA引脚320个,不容易布板,可以参考使用的。要FPGA实现网络通信也可以参考电路,B因为产品升级了所以公开原来的电路的。 -A project engineering, hardware contains XINLINX FPGA, configuration FLASH, serial port, SDRAM, and Ethernet chips DM9000A, data acquisition, Ethernet transmission, circuit verification is completely correct, please rest assured that the use of, SPARTAN 3E' s 320-pin BGA it is not easy layout, you can reference to use. To achieve network communication FPGA also can refer to the circuit, because the product upgrades so publicly.
Platform: | Size: 915456 | Author: rong | Hits:

[VHDL-FPGA-Verilogsdram_vhd_134

Description: This code is a SDRAM Controller IP Core for FPGA to interface with SDRAM Memory. This code is Verilog. This code is based Xilinx FPGA Playform.
Platform: | Size: 488448 | Author: peace | Hits:

[VHDL-FPGA-Verilogc_xapp851

Description: 这是xilinx应用指南xapp851的中文版本。本应用指南描述了在 Virtex™ -5 器件中实现的 200 MHz DDR SDRAM (JEDEC DDR400 (PC3200) 标准)控制器。本设计实现使用 IDELAY 单元调整读数据时序。读数据时序校准和调整在此控制器中完成。-This is the xilinx application note xapp851 the Chinese version. This application note describes the Virtex ™ -5 devices to achieve 200 MHz DDR SDRAM (JEDEC DDR400 (PC3200) standard) controller. The Design and Implementation of the use of IDELAY unit to adjust read data timing. Reading the data calibration and adjust the timing for completion of this controller.
Platform: | Size: 408576 | Author: 陈阳 | Hits:

[File FormatSdram_Control_4Port

Description: 4 multi port sdram controller
Platform: | Size: 357376 | Author: waters | Hits:

[VHDL-FPGA-VerilogDDRSDRAM_VHDL

Description: 内附doc是DDR SDRAM 参考设计文档;model包含SDRAM VHDL的模型;simulation包含VHDL测试平台、modelsim工程文、设计 库函数;source包含vhdl源文件;synthesis包含工程的综合文件。-Enclosing the doc is a DDR SDRAM reference design documentation model contains SDRAM VHDL model simulation with VHDL test bench, modelsim project text, design library function source contains the vhdl source file synthesis comprehensive document that contains the project.
Platform: | Size: 886784 | Author: 陈少华 | Hits:

[VHDL-FPGA-VerilogSDRAMverilog

Description: SDRAM 驱动,Verilog HDL源码-SDRAM-driven, Verilog HDL source code
Platform: | Size: 297984 | Author: 刘越 | Hits:

[VHDL-FPGA-VerilogSDRAMController

Description: xilinx公司SDRAM的参考设计,调试成功-xilinx' s SDRAM reference design, debug successful
Platform: | Size: 128000 | Author: 陈俊 | Hits:

[Othermt48lc4m32b2

Description: SDRAM module Verilog HDL-SDRAM module Verilog HDL
Platform: | Size: 6144 | Author: Jack | Hits:

[VHDL-FPGA-VerilogDDRSDRAMconclude

Description: DDR SDRAM技术总结 介绍DDR SDRAM的一些概念和难点 着重讲解主流DDRII的技术 最后结合硬件设计提出一些参考 -DDR SDRAM DDR SDRAM Technical Summary describes some of the concepts and difficult to explain the mainstream DDRII technology focused on the final hardware design combined with some reference
Platform: | Size: 2262016 | Author: 董萌 | Hits:
« 1 2 3 4 56 7 8 9 10 ... 13 »

CodeBus www.codebus.net